

Technical Report of Electronic Industries Association of Japan

EIAJ EDR-7312

Design guideline of integrated circuits for Thin Small Outline Package (Type I) (TSOP(I))

Established in April, 1996

Prepared by

Technical Standardization Committee on Semiconductor Device Package

Published by

Electronic Industries Association of Japan

2-2, Marunouchi 3-chome, Chiyoda-ku, Tokyo 100, Japan Printed in Japan

EIAJ Technical Report

Design Guideline of Integrated Circuits for Thin Small Outline Packages (Type I) (TSOP (I))

1. Scope of application

This technical report applies to the outline drawings and dimensions of the thin small outline packages (type I) (hereinafter referred to as the TSOP (I)) which are classified as the form B under the EIAJ ED-7401A (Basic Items Related to the Rules for the Semiconductor Package Outline (Integrated circuits and Individual Semiconductors)).

2. Terminology

The terms used in this technical report shall conform to those defined in the EIAJ ED-7401A. The new terms not included therein shall be defined in the text of this report.

3. History

Recently, the outline and thickness of the integrated circuits for the memory application have been drastically reduced in order to cope with newly launched very thin electronic equipment such as the IC card. The general rules for the outline aim at promoting the standardization of the TSOP (I) dimensions and to assure the compatibility among them of which uses have been increased.

The design values or the concept by the design center, are showed in the fullest extent possible in

The design values, or the concept by the design center, are showed in the fullest extent possible in order to increase the role as the standardization index upon specifying the respective dimensions.

4. Definition of the TSOP (I)

A package that satisfies all the following requirements; the maximum mounting height of 1.20 mm, maximum linear distance of 0.80 mm between the pins, leads extending to the two directions from the shorter sides of the package, and the leads with a flat surface extending toward outside to enable the package being mounted on the surface of the printed circuit board.

5. Designation of the pin numbers

The method to designate the pin numbers shall conform to the specifications included in the EIAJ ED-7401A.

6. Nominal dimensions


The outermost dimensions of the package (Reference codes: E x ED) shall be used as the nominal dimensions in this technical report.

1

7. REFERENCE CHARACTERS AND DRAWING


7.1 Outline Drawings


Figure 1



The center of facing side of adjacent leads at a position 0.1mm inside top of the leads.

Figure 2





端子断面(⁷)


Note

- (1) The mounting surface, with which a package is in contact.
- (2) The base surface, which is in parallel with the mounting surface and links the lowest points, except the stand off.
- (3) The maximum mounting conditions apply to the positional tolerance of the terminals. (For the maximum body conditions, refer to ISO 2692/ JIS B 0023.)
- (4) Specifies the true geometric position of the terminal axis.
- (5) Specifies the vertical shift of the flat part of each terminal form the mounting surface.
- (6) Shows the allowable position of the index mark, which must be included in the shaded area entirely.
- (7) The dimensions of the terminal section apply to the ranges of 0.1mm and 0.25mm from the end of a terminal.

Remarks: Range where terminals to be soldered exist

The range where the terminals to be soldered can exit is shown in Figure 3 as reference for foot print design.

Figure 3



EIAJ EDR - 7312

8. OUTER DIMENSION

8.1 GROUP 1

***		Table 1		Unit mm
Description	Symbol	Standard	Recommended Values	Remarks
Nominal dimensi-ons	E × HD			
Package width	Е	E = 6 + 2k $k = 0,1,2,3,4$ k		(1) Dimension E does not include resin fines and gate remainders. (2) It is recommended that upper and lower cavities be equal. If they are differnt, the larger dimension shall be regarded. (3) Mold protrusion is less than 0.20mm
Package length	D	D = HD - 2L1 nom		(1) Dimension D does not include resin fines and gate remainders. (2) It is recommended that upper and lower cavities be equal. If they are differnt, the larger dimension shall be regarded.

Table 1 (Continued)

Description	Symbol		Standard		Recommended Values	Remarks
Tolerance of package edge	f	(1) Tolerance of pack the outline drawing. f (2) The symbol f sha values shown below.	S A ll be replaced	В		
Package height	A2	min 0.95	nom 1.00	max 1.05		(1) Bend of package is included.
Overall width	HD	h h 1 2 3	= 14 + 2h = 0,1,2,3 HD 14.00 16.00 18.00 20.00	-		
Seated height	A	min	nom	max 1.20		(1) Bend of package is included.
Stand-off height	Al	min 0.05	nom 0.10	max 0.15		1
Standard height of soldered points	A3	$\boxed{A3} = 0.25$	5			
Length of soldered part	Lp	min 0.45	nom 0.60	max 0.75		

Table 1 (Continued)

Description	Symbol			Star	ndard	_			Recommended Values	Remarks	
		e	min		T					(1) b1 denotes the material width of a lead frame.	
			111111	nom	max				nom		
	b	0.65 0.50	0.17 0.17		0.32 0.27			Pb/Sn Solder plating	rliju.	(2) b denotes the width of a plated terminal.	
		0.40 0.30	0.13 0.09		0.23 0.175		0.65	0.24	0.20	(3) b1 and b apply to the ranges of	
Terminal							0.40	0.18		0.1 and 0.25 from the end of a terminal. (4) Values b apply to Pb/Sn solder	
width				min	500	mar				plated terminal. The standard thickness of the solder layer shall be 0.010+0.010 -0.005 (5) As Pd platig, it is very thin so terminal width is bnom=b1nom	
	b1	0.6 0.5 0.4 0.3	50 10	0.17 0.17 0.13 0.09	0.22 0.20 0.16 0.12	0.27 0.23 0.19 0.15	_				
									(1) 71 (0		
	c			min	nom	max			(1) Pb/Sn Solder plating	(1) c1 denotes the material width of a lead frame.	
		0.0 0	65	0.09	110111	0.20			c nom = 0.170 0.145	(2) c denotes the width of a plated terminal.	
		0.4		0.09		0.20			0.120	(2) 1 1	
		0.3	30	0.09		0.20		(2) Pd plating	c nom	to the ranges of 0.1 and 0.25 from	
Terminal			······································						= c1 nom	the end of a terminal. (4) Values c apply	
thickness									c1 nom = 0.15	to Pb/Sn solder plated terminal. The standard	
			e	min	nom	max			0.125 0.10	thickness of the solder layer shall	
			.65	0.09		0.16			0.10	be 0.010+0.010	
	c1		.50 .40	0.09		0.16				-0.005	
			.30	0.09 0.09		0.16				(5) As Pd platig, it is very thin so terminal width is	
						_				cnom=c1nom	

Table 1 (Continued)

Description	Symbol		Standard					Remarks
Angle of terminal flat portions	θ		nin	nom		max 8°		
Terminal pitch	е	е	0.5 0.5 0.4 0.3	50 10				
Tolerance of terminal center position	x		0.65 0.50 0.40 0.30	x 0.13 0.10 0.07 0.065	_			
Coplanarity	у		0.65 0.50 0.40 0.30	y 0.10 0.10 0.08 0.05				
Positional tolerance of terminal tips	ŧ	(1) The tolerance of the terminal tips shall be specified in the outline drawing. t S A B (2) The character x shall be replaced with any of the values shown below. t 0.20						·
Standard number of terminal	n	6.00 8.00 10.00 12.00 14.00	0.65 16 24 28 36 40	0.50 24 32 40 48 56	0.40 28 40 48 60 68	0.30 36 52 64 76 88		(1) While complying with the specifications for the arrangement of terminals and on assumption that $ \mathbf{ZE} = 0.2$, express the maximum number of terminals that can be accommodated in the standard package width of $ \mathbf{E} $ by n.

Table 1 (Continued)

		1 (0011111000)		Unit mn
Description	Symbol	Standard	Recommended Values	Remarks
		Terminal shall be arranged shown below.		
Terminal layout		e /2		
		The terminal center is deviating from the package center by e /2.		
				, , , , , , , , , , , , , , , , , , , ,

2. Group 2

Table 1 (Continued)

Description	Symbol	Standard	Recommended Values	Remarks
Width between first bent part of terminal	GID	L1 nom G1D nom 0.80 D + 0.40		(1) Used for designing a test socket, tray,etc
Package over hang	Z	$Z = (E - (n/2 - 1) \times e)/2$		(1) Resin burrs or residual gates are not included.
Length of flat part of terminal	L	min nom max 0.50		
Terminal length	L1	min nom max 0.80		

9. Individual standard

The format for the individual standard is shown below. The format shown below shall be used when a TSOP (I) package is to be proposed, established, or issued as an individual standard.

Note that the type of outline shall be indicated in accordance to the EIAJ ED-7401-2 "Name and Code of the Semiconductor Devices (Integrated Circuit)".

Serial	Number			
Externa	al Type.	TSOP(I)	XXX - P - XXXX	- X.XX
Reference	e Symbol	min	nom	max
	E		✓	
	D		V	
	f			\
	A2	<u> </u>	V	>
	HD		✓	
	Α			>
	A1	<u> </u>	✓	>
	A3		✓	
t dr	Lp	V		>
Group 1	b	V	"	/
	bl	V	✓	✓
	c	V		/
	c1	V		\
	θ	✓	✓	V
	е		V	
	х			✓
	у			V
	t			/
	n		✓	
	n1	****	✓	
	n2		V	
	n3		✓	
	n4		✓	
	GID		✓	
p 2	ZE		✓	
Group 2	(L)		V	
	(L1)		· ✓	

Explanatory notes

1. Purpose of establishment

This technical report is established to show the design guideline when developing the industry norms and related parts for the thin small outline package type (I) (hereinafter referred to as the TSOP (I)), which is a revision of the EIAJ ED-7402-3.

2. History of the review

A thin and small TSOP (I), being as the integrated circuit for the IC card application, was firstly launched by a domestic manufacturer in 1987, which drew the industry's attention. Since the outline of this type was expected to be rapidly and widely applied to the IC cards and memory modules in the future, it was necessary to standardize the TSOP (I) at an earliest date possible. For this purpose, it was decided in a hurry to standardize the outline for the TSOP (I) integrated circuits at the third Semiconductor Committee meeting held in June, 1987 since this subject was not included in the original business plan. Accordingly, the concrete reviews were commenced upon presentation of the draft standard prepared by the secretary company at the forth Committee meeting held in July, 1987.

Except for the methods how to group the overall length and linear pin distance, the reviews progressed smoothly due to the new package outline. The final review was completed at the tenth Committee meeting held in March, 1988, and the standard was established and issued as the EIAJ IC-74-2-II. Subsequently, it was established and issued as the EIAJ ED-7402-3 based on the approval given by the fourth Semiconductor Package Special Committee (the antecedent of the Semiconductor Package Standardization Committee) meeting after partial revisions in the contents, form, and standard number thereof.

However, since the inconsistency between the standard and the general rules became notable due to the diversifications and increased demands for the package, a proposal was made to review the standard at the seventeenth Semiconductor Package Special Committee meeting, which was decided to be reviewed by the Plastic Package Subcommittee.

Upon revision of the standard, the actual reviews were made by the Plastic Package Subcommittee (the antecedent of the Semiconductor Package Standardization Committee) newly started in April, 1995 based on the positioning of the design guideline newly established in the same period. Thereafter, the final draft of the standard was approved by the Semiconductor Package Standardization Committee during the review made in March, 1996, which was established and issued as a new design guideline.

3. Background for the dimensional specifications

3.1 Basic philosophy: Considerations are made to assure the consistency with the JEDEC upon the revision of the standard, and to clarify its objectives being as the design guideline.

EIAJ EDR - 7312

3.2 Background for the dimensional specifications

- (1) Mounting height (A): The specification for the maximum height, A max., was changed from 1. 27 mm to 1.20 mm in view of the fact that the package will be used for the IC cards of JEIDA (Japan Electronic Industry Development Association) standard.
- (2) Linear pin distance: The dimensions of 0.40 mm and 0.30 mm were added to [e] to cope with the increased number of the pins and reduced pitch.
- (3) Pin widths (b) and (b1): With regard to the surface treatment of the pin, the palladium plating (hereinafter referred to as the Pd plating) was added to the conventional solder plating which was believed to increase in the future. The "b nom" specification after the surface treatment was set to the target value of 0.01 mm for the solder plating, and the same nominal width as that of the lead frame material was adopted since the plating thickness of the Pd was as small as a few micron meters.
- (4) Pin thicknesses (c) and (c1): After the review, it was noted that it was difficult to standardize the nominal pin thickness due to the actual results and variety of know-how possessed among the respective manufacturers. Accordingly, only the minimum and maximum values were specified for both c and c1.
- (5) Pin length (L1), soldered length (LP), and flat pin length (L): The length of 0.60 mm as recommended by the JEDEC was adopted for the LpNOM. Only the nominal values were specified for L and L1 in view of the fact that the package is designed based on the Lp dimension.

EIAJ EDR - 7312

4. Members of discussion

This technical report has been discussed by the Prastic Package Subcommittee of Technical Standardization Committee on Semiconductor Device Package and QFP project group. The members are as shown below.

< Technical Standardization Committee on Semiconductor Device Package >

Chairman: Hisao Kasuga NEC Corp.

< Prastic Package Subcommittee >

Chief: Yasushi Otsuka Sony Corp.
Sub-chief: Masanori Yoshimoto Fujitsu Ltd.
member: Tsutomu Kashiwagi ENPLAS Corp.

Etsuo Yamada OKI Electric Industry Co., Ltd.
Ahn Ki John Samsung Electronics Japan Co., Ltd.

Hideyuki Iwamura SANYO Electric Co., Ltd.

Katsuyuki Tarui SHARP Corp.

Hideto Odagiri SUMITOMO 3M Ltd. Akinori Hara SEIKO EPSON Corp.

Toshiharu Sakurai Sony Corp.
Toshiharu Sakurai Toshiba , Corp.

Kenji Kanesaka Nippon Steel Semiconductor Corp.

Masayuki Yoshida IBM Japan , Ltd. Tsukasa Ito AMP Japan , Ltd.

Morio Nakao Texas Instruments Japan Ltd.

Koichi Takekawa NEC Corp.

Nobuo Sato Nippon Motorola Ltd.

Hideki Tanaka Hitachi, Ltd.

Osamu Hirohashi Fuji Electric Co., Ltd.

Shigeki Sakaguchi Matsushita Electronics Corp.
Yasuhito Suzuki MITSUBISHI Electric Corp.
Nanahiro Hayakawa Yamaichi Electronics Co., Ltd.

Junji Ishida Unitechno Inc. Hiromori Okumura Rohm Co., Ltd.