

Technical Report of Electronic Industries Association of Japan

EIAJ EDR-7317

Design guideline of integrated circuits for Surface Vertical Package (SVP)

Established in May, 1998

Prepared by

Technical Standardization Committee on Semiconductor Device Package

Published by
Electronic Industries Association of Japan

5-13, Nishi-shinbashi 1-chome, Minato-ku, Tokyo 105-0003, Japan Printed in Japan Technical Report of Electronic Industries Association of Japan

Design guideline of integrated circuits for Surface Vertical Package (SVP)

1. SCOPE OF APPLICATION

This standard regulated outline drawings and dimensions of surface vertical package (SVP), especially plastic packages, classified as form 1 under the EIAJ ED-7300 (standard for preparing standard outline drawings (integrated circuits) of semiconductor devices).

NOTE This technical report is revised edition of EIAJ ED-7424.

2. TERMS

The definition of the terms used in this technical report complies with the EIAJ ED-7300. New terms will defined in the description of this technical report.

3. BACKGROUND

The shrink zigzag inline package (SZIP) is a new development of the zigzag inline package (ZIP) to respond to the ongoing miniaturization of electronic devices. The SVP was the result of applying surface mounting technology to this series of vertical packages to facilitate PCB design and allow further miniaturization. In order to include memory devices and to ensure compatibility between different products, the outer dimensions suggested by JEDEC were considered in the standardization of the package. Standard design values, i.e. design center concepts have been used as guidelines in the standardization effort in determining each dimensional value.

4. DEFINITION OF SVP

The SVP is defined as a package with leads projecting from one side of the package and whose external leads (the part of the leads that are connected to a PCB) have an L-shape configuration to allow surface mounting. It is a package with an L-shape metal stand - which is used to determine the position of the package relative to a PCB and to keep the package vertical - that is placed on the same side as the terminals.

5. NUMBER OF TERMINALS

Numbering of terminal complies with the EIAJ ED-7300.


6. NOMINAL DIMENSIONS


The dimensions of package body (Symbol: $A_2 \times D$) is applied to nominal dimensions.

7. REFERENCE CHARACTERS AND DRAWINGS

7.1 Outline Drawings


Figure 1





The center of facing side of adjacent leads at position 0.1mm inside top of the leads.

7.2 Detail of Stand Lead




Note (1) The mounting surface, with which a package is in contact.

- (2) Visual and mechanical index like the chamfer such as the one shown in the drawing above is not required but recommended.
- (3) The maximum mounting conditions apply to the positional tolerance of the terminals. (For the maximum body conditions, refer to ISO 2692/JIS B 0023.)
- (4) Specifies the true geometric position.
- (5) Shows the allowable position of the index mark. More than half area of the index mark must be included in the shaded area.
- (6) Terminals must be bent in L-shape to top side of a package.
- (7) The dimension doesn't include Stand terminals.
- (8) The dimensions of the terminal section apply to the ranges of 0.1mm and 0.25mm from the end of a terminal.
- (9) Resin burrs and gate remains of the package sides with no terminals are 0.15mm MAX per side.
- (10) Stand terminal width denotes the raw material width.

REMARKS 1 ALLOWABLE RANGE OF SOLDERING PART OF TERMINALS

The range where the terminals to be soldered can exist is shown in Figure 3 as reference for the foot print design.

Figure 3



$$I_{1 \text{ max}} = t/2$$

$$l_{2 \max} = L_{P \max} + t/2$$

$$b_{3 \max} = b_{\max} + x$$

8. DIMENSIONAL STIPULATIONS, RECOMMENDED VALUES, SUPPLEMENTARY MATTERS, ETC

8.1 Group 1

| 8.1 Grd | oup 1 | | | |
|---|------------------|--|-------------------|--|
| | I D 6 | Table 1 | | Unit: mm |
| Name | Reference symbol | Stipulations | Recommended value | Supplementary |
| Nominal size | $A_2 \times D$ | Nominal size combines Package height A₂ with Package length D. Nominal size is shown the followings. 5×16,18,20,22,25,28,32,36 6×16,18,20,22,25,28,32,36 7×16,18,20,22,25,28,32,36 9×16,18,20,22,25,28,32,36 11×16,18,20,22,25,28,32,36 13×16,18,20,22,25,28,32,36 | value | matters, etc Package height is less than 7mm, A ₂ is determined as 1mm along. Package height is more than 7mm, A ₂ is determined as 2mm along. |
| Package length | D | Package length D is shown the followings. D=16.00, 18.00, 20.00, 22.00, 25.00 28.00, 32.00, 36.00 | | Mismatch of the upper and lower dies and resin burrs are not included. |
| Package width | A_2 | Package width A ₂ is determined as follows. A ₂ =5.00,6.00,7.00,9.00,11.00,13.00 | | It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded. |
| Seated height | A | The maximum values of the seated height A are determined as follows. A_2 | | A includes the resin burrs and residual gate. |
| Stand-off height | $\mathbf{A_1}$ | min max 0.40 0.60 | A = 0.50 | |
| Standard height of soldered points | A₃ | $A_3 = 0.25$ | | · |
| Terminal pitch | e | e = 0.50 e = 0.65 e = 0.80 | | Determines the true geometrical position. |

| | Table 1 (Continued) | | | | |
|---|---------------------|---|--|---|--|
| Name | Reference symbol | Stipulations | Recommended | Supplementary | |
| | Symbol | | value | Matters, etc | |
| Length of soldered part | Lp | min max 0.60 1.20 | | | |
| Taminal | b | e min max 0.50 0.17 0.27 0.65 0.17 0.32 0.80 0.24 0.40 | 1. Pb/Sn solder plating e | 1. b, c includes surface treatments. b ₁ , c ₁ denotes the raw material dimensions. 2. b, b ₁ , c and c ₁ apply to the ranges of 0.1 and 0.25 from the end of a | |
| Terminal width | | | e nom | terminal. 3. Values b, c apply to Pb/Sn solder plated terminal. The standard | |
| | b ₁ | e min nom max 0.50 0.17 0.20 0.23 0.65 0.17 0.22 0.27 0.80 0.24 0.30 0.36 | | thickness of the solder layer shall be 0.010+0.010/- 0.005. As Pd plating, it is very thin so | |
| Terminal thickness | c | min max 0.09 0.20 | 1.Solder plated c _{nom} = 0.17 2.Pd plated c _{nom} = 0.15 | terminal width is $b_{nom}=b_{1nom}$ $c_{nom}=c_{1nom}$ | |
| | c_1 | min nom max 0.09 0.15 0.16 | | | |
| Package thickness | E | min max 1.20 1.40 | $E_{nom} = 1.25$ | The warp of package is included. | |
| Package thickness of terminal bending side | Eı | min max 0.37 1.03 | | | |

Table 1 (Continued)

Unit: mm

| Name | Reference symbol | Stipulations | Recommended value | Supplementary Matters, etc |
|--|---------------------|---|-------------------|---|
| Overall width | H _E | $H_{\text{Emax}} = 1.90$ | | |
| Stand lead | g g | q = D - 2.70 | | |
| pitch | q ₁ | $\boxed{\mathbf{q}_1} = \boxed{\mathbf{q}} + 1.80$ | | |
| Terminal | θ | $\theta = 0^{\circ} \sim 8^{\circ}$ | 3° | |
| angle | θ_1 | $\theta_1 = 0^\circ \sim 5^\circ$ | | |
| Tolerance of terminal center position | x | e x 0.50 0.08 0.65 0.13 0.80 0.16 | | The concept of the terminal center shall be specified in the outline drawings. |
| Coplanarity | у | [e] y 0.50 0.08 0.65 0.10 0.80 0.10 | | Coplanarity is included stand leads. |
| Tolerance of package edge position | f | $f_{\text{max}} = 0.2$ | | |
| Positional tolerance of terminal tips | t | $t_{\text{max}} = 0.2$ | | |
| Number of terminals | n | Number of terminals are determined as follows. (1) Number of terminals n is a maximum number that is decided by each terminal pitch and package length D except for overhang Z is more than 2.25mm. But number of terminals must be an even number only. (2) Number of existing terminals may be less than a maximum number. But the 1st terminal and nth terminal must be existence. And non-existing terminals must be continuously even number of central terminals. | | |

8.2 Group 2

| | | Table 2 | | Unit : mm |
|----------------------------|---------------------|--|--------------------------|--|
| Name | Reference symbol | Stipulations | Recommended value | Supplementary Matters, etc |
| Terminal length | L | min max 0.65 1.20 | | |
| Center position of | S ₁ | $S_{1nom} = \{ D - (q + q_1)/2 \}/2$ | S _{1nom} = 0.90 | The resin burrs and residual gate are not included. |
| stand lead | S | $S_{\text{norm}} = \{ (\mathbf{q} + \mathbf{q}_1) / 2 - \mathbf{e} \times (\mathbf{n} - 1) \} / 2$ | | |
| Package angle | θ 2 | θ ₂ =85° ~95° | 90° | |
| Package overhang | Ź | $\overline{Z} = \{ \overline{D} - \overline{e} \times (n-1) \} / 2$ | | The resin fins and residual gate are not included. |
| Stand terminal width | b ₄ | $\begin{array}{c cc} \hline min & max \\ \hline 0.45 & 0.55 \\ \hline \end{array}$ | | |

Table 3 Number of terminals

| | | | | | | Unit: mm | |
|-------|--------------|-------|----|----------|----|----------|--|
| Ð | e = 0.50 | | [6 | e = 0.65 | | e = 0.80 | |
| D | n | Z | n | Z | n | Z | |
| 16.00 | 24 | 2.250 | 18 | 2.475 | 14 | 2.800 | |
| 18.00 | 28 | 2.250 | 20 | 2.825 | 16 | 3.000 | |
| 20.00 | 32 | 2.250 | 24 | 2.525 | 20 | 2.400 | |
| 22.00 | 36 | 2.250 | 26 | 2.875 | 22 | 2.600 | |
| 25.00 | 42 | 2.250 | 32 | 2.425 | 26 | 2.500 | |
| 28.00 | 48 | 2.250 | 36 | 2.625 | 30 | 2.400 | |
| 32.00 | 56 | 2.250 | 42 | 2.675 | 34 | 2.800 | |
| 36.00 | 64 | 2.250 | 48 | 2.725 | 40 | 2.400 | |

9. STANDARD REGISTRATION

When you need to register a new outline specification on the standard, complete the appendix format 3 in Technical Standardization Committee on Semiconductor Device Package steering rule, in compliance with the Standardization Rule.

In order to make a package dimension table, which comes under Item 2, Appendix format 3, fill the dimensions marked with ($\sqrt{\ }$) in the following table 4.

Table 4

| | l Number | | | |
|--------------------------------|----------------|--------------|---------------------------------------|--------------|
| External Type Reference Symbol | | SVPOC | OO – P – OOO | -0, 00 |
| | | min | nom | max |
| | D | | | |
| | A_2 | | √ | |
| | Α | | | |
| | A_1 | √ | \checkmark | √ |
| | A_3 | | √ · | , |
| | ь | √ | | √ |
| | b ₁ | | \checkmark | |
| | c | √ | | 1 |
| | c ₁ | | \checkmark | √ √ |
| | θ | \checkmark | √ | √ · |
| | θ_{1} | √ | | √ |
| Group 1 | Е | \checkmark | √ | √ |
| | E_1 | \checkmark | | √ |
| | H _E | | | |
| | e | | √ | |
| | f | | | √ |
| | t | | | √ |
| | Lp | √ | | |
| | g | | \checkmark | |
| | \mathbf{q}_1 | | \checkmark | |
| | x | | | \checkmark |
| | <u>y</u> | | | |
| | n | | √ | |
| Group 2 | S | | \checkmark | |
| | S_1 | | \checkmark | |
| | θ_{2} | | √ | |
| | Z | | \checkmark | |
| | L | | √ | |
| | b ₄ | 1 | · · · · · · · · · · · · · · · · · · · | - / |

EXPLANATION

1. OBJECT OF ESTABLISHMENT

This technical report is intended to provide the industrial standards for surface vertical packages (to be referred to as SVPs hereinafter) and the design guidelines in producing the SVPs and developing the automatic mounting machines and related parts.

2. PROGRESS OF DELIBERATION

After JEDEC proposed the establishment of SVP, the Plastic Package Committee, recognizing the need for a new standard, started work on SVP packages. At the 4th meeting of the Plastic Package Committee in April 1991, the standardization of SVP was recognized and the formulation of general rules for the preparation of outline drawings of such packages was discussed in the Plastic Package Subcommittee. Two of the proposed package holders, PSSVP and LSSVP, were retained while the dimensions were unified and the number of terminals was determined to maintain footprint compatibility. The dimension is determined that the metric dimensions which was the international trend. It was decided that the nominal size of the new package should be package height $(A_2)\times$ package length (D).

After going through the deliberations described above, the Plastic Package Committee ended formal deliberations and established and issued the new standard in the 20 th meeting of the Special Technical Committee on Semiconductor Device Package in fiscal 1993.

Upon revision of the standard, two package holders are unified LSSVP, and the review were made by the Plastic Package Subcommittee. Thereafter, the final draft of the standard was approved by Semiconductor Package Standardization Committee during the review made in April 1998, which was established and issued as a new design guideline.

3. BACKGROUND FOR DIMENSIONAL PROVISIONS

(1) Terminal width (b) (b₁), terminal thickness (c), (c₁)

With regard to the surface treatment of the pin, the palladium plating (hereinafter referred to as the Pd plating) was added to the conventional solder plating which was believed to increase in the fortune. The "b_{nom}" "c_{nom}" specification after the surface treatment was set to the target value of 0.01mm for the solder plating, and the same nominal width as that of the leadframe material was adopted since the plating thickness of the Pd was as small as a few micron meters.

- (2) Package thickness of terminal bending side (E₁)
 As the package holder is standardized in LSSVP, the dimensions of PSSVP are deleted.
- (3) Tolerance of terminal center position

 As the package holder is standardized in LSSVP, the dimensions of PSSVP are deleted.
- (4) Terminal angle (θ), (θ ₁)

As the terminal length is different stand terminals and electrode terminals, the terminal angles are instituted by the terminal length of a stand or an electrode. The terminal angle of an electrode terminal is determined to a range of 0 degree to 8 degree, and that of a stand terminal is determined to a range of 0 degree to 5 degree.

(5) Package (θ_2)

As this package is a vertical surface package, the package angle is instituted as a new dimension because of assembled packages perpendicular to the board.

4. INDUSTRIAL COPYRIGHT

Fujitsu Ltd. owns the patent (Patent No. 2,116,007). "SVP" is a registered trademark of Sony Corporation.

COMMITTEE MEMBERS

This design guide was mainly deliberated by the Plastic Package Subcommittee of the Technical Standardization Committee on Semiconductor Device Packages. The following lists their members.

< Technical Standardization Committee on Semiconductor Device Packages>

Chairman

Shouzou Minamide

SHARP CORPORATION

LG ELECTRONICS JAPAN INC.

<Plastic Package Subcommittee>

Chairman Kaoru Sonobe **NEC CORPORATION** Co-chairman Takashi Okada TOSHIBA CORPORATION

Co-chairman Takahiro Imura TEXAS INSTRUMENTS JAPAN LTD. Members Young Jun Roh

Hideo Shimada **ENPULAS CORPORATION**

> Kazuhiko Sera OKI ELECTRONIC INDUSTRY CO.,LTD.

Hideyuki Iwamura SANYO ELECTRONIC CO.,LTD.

Hideya Haruguchi SHARP CORPORATION Hidehito Odagiri SUMITOMO 3M, LTD. Akitosi Hara SEIKO EPSON CO. Toshihiko Nojiri SONY CORPORATION

Toshihiro Murayama SONY CORPORATION

Kenji Kanesaka NIPPON STEEL SEMICONDUCTOR CORPORATION

Tsuneo Kobayashi IBM JAPAN, LTD. Tsukasa Ito AMP JAPAN, LTD.

Hiroaki Hirano SAMSUNG JAPAN CO., LTD.

Kenichi Kurihara **NEC CORPORATION**

Nobuo Sato NIPPON MOTOROLA LTD.

Nobuya Kanemitsu HITACHI LTD. Masanori Yoshimoto **FUJITSU LIMITED**

Osamu Hirohashi FUJI ELECTRIC CO., LTD.

Shigeki Sakaguchi MATSUSHITA ELECTRONICS CORPORATION Kou Shimomura MITSUBISHI ELECTRONIC CORPORATION

Nanahiro Hayakawa YAMAICHI ELECTRONICS CO., LTD.

Hitoshi Matsunaga UNITECHNO INC. Kazumi Morimoto ROHM CO., LTD.