

日本電子機械工業会技術レポート

Technical Report of Electronic Industries Association of Japan

EIAJ EDR-7321

(IIIE D-7409改正)

集積回路パッケージデザインガイド クワッドフラット I - リードパッケージ

Design guideline of integrated circuits for Quad Flat I-lead package (QFI)

1999年2月制定

作 成

半導体パッケージ標準化委員会 Technical Standerdization committee on Semiconductor Device Package

発 行

- 祖周法人日本電子機械工業会 Electronic Industries Association of Japan Technical Report of Electronic Industries Association of Japan

Design guideline of integrated circuits for Quad Flat I-lead package (QFI)

1. SCOPE OF APPLICATION

This standard regulated outline drawings and dimensions of surface quad flat I-lead package (OFI), especially plastic packages, classified as form A under the **EIAJ ED-7300** (standard for preparing standard outline drawings (integrated circuits) of semiconductor devices).

TERMS

The definition of the terms used in this technical report complies with the **EIAJ ED-7300**. New terms will defined in the description of this technical report.

3. BACKGROUND

This technical report is intended to standardize the outer dimensions of OFIs and ensure compatibility between products. This standard shows the standard design values on the concept of the design centers as far as possible for standardization.

4. DEFINITION OF PACKAGE

A QFI is classified as Form A with I Terminal in the **EIAJ ED-7401A**, and defined a package with formed terminals which are led out of itself in four directions and are vertical toward the outside in junctions outside the package hody for mounting on PCB surface.

5. NUMBER OF TERMINALS


Numbering of Terminals complies with the EIAJ ED-7300.

6. NOMINAL DIMENSIONS

The dimensions of center of outer-leads line (Symbol: $e_{12} \times e_{11}$) is applied to nominal dimensions.

7. REFERENCE CHARACTERS AND DRAWINGS

QFI Outline drawings




Notes:

- (1) The mounting surface, with which a package is in contact.
- (2) The base surface, which is in parallel with the mounting surface and links the lowest points, except the stand-off.
- (3) The positional tolerances are applied to all terminals.
- (4) Specifies the true geometric position of terminal axis.
- (*) Specifies the vertical shift of flat part of each terminal form the mounting surface.
- (*) Shows the allowable position of index mark, which must be included in the shaded area entirely.
- (7) The dimensions of center of outer-leads line (Symbol: $|\underline{e}_{1D}| \times |\underline{e}_{1D}|$) is applied to nominal dimensions.
- (*) This dimension is center of leads from package side

REMARKS. ALLOWABLE RANGE OF SOLDERING PART OF TERMINALS.

The range where the terminals to be soldered can exist is shown in this figure as reference for the foot print design.



$$L_{\text{lmax}} = (|t + c_{\text{max}}|)/2$$
$$L_{\text{2max}} = (|t + c_{\text{max}}|)/2$$
$$b_{\text{3max}} = b_{\text{max}} + x$$

8. Overall Dimensions, Recommended value, Supplement

8.1 Group1

Table 1

unit: mm

			pié i				unit: mm
Name	Reference symbol	Standards			Recommended value	Remarks	
	:	The dimensions of center of outer-leads line (Symbol: e _{1D} ×e ₁₁) is applied to nominal dimensions. Nominal dimension are defined below; e _{1D} = D+2×L ₁ e _{1B} = E+2×L. Nominal dimensions are listed below. Square (e _{1D} ×e _{1E})					
		Terminal Pitch					
		Nominal dimension (mil)	1.270 (50mil)	1.016 (40mil)	0.762 (30mil)		
	ē.ij.×€.ij	5.08×5.08 (200×200)	1	_	20	E _{III} = E _{1E}	
Nominal dimension		6.35×6.35 (250×260)	_	20			
		7.62×7.62 (300×30)	20	_	28		
		8.89×8.89 (350×350)	_	28		İ	
		10.16×10.16 (400×400)	28	_	44		
		12.70×12.70 (500×500)		44	52		
		15.24×15.24 (600×600)	44	52	_		
		17.78×17.78 (700×700)	52	_	68		
		20.32 × 20.32 (800 × 800)	-	68	84		
		22.86 × 22.86 (900 × 900)	68	84	100		
Package Width	E	Package width E, and Package legth D are defined below. $E = \begin{bmatrix} c \\ 4 \end{bmatrix} = (-1) + 2 \times Z_{L}$				Dimension E, D does not include resin fines and gate remainders.	
Package length	D.	D= $\boxed{c} \times (\frac{\mathbf{n}}{4} - 1) - 2 \times \mathbf{Z}_0$ Dimension E,D are not regulation, but desired including dimension ZE max, $\mathbf{Z}_{\text{Dress}}$ Stipulation.				Maximum and Minimum demension defined Package Standards.	
Mounting height	Λ	Mounting height val	ue is defin A _{max} = 3.05				

Table 1 (continued)

unit mm

Name	Reference symbol	Standards	Recommended value	Remarks
Stand-off height	Α,	Stand-off height value is defined below: $A_{lmin} = 0$ $A_{lmin} = 0.75$		It use properly within use.
Package height	A ₂	Dimension E, D is not regulation,but desired including Recommended value dimension.	1.53~3.05	Maximun and Minimum demension defined Package Standards.
Termial pitch	E C	c =1.270 (50mil) c =1.016 (40mil) e =0.762 (30mil)		Those values denote the true geometric position.
Termina!	ь	Maximum and Minimum dimension are below table to all terminal pitch. [e] b _{min} b _{max} 1.270 0.30 0.54 (50mil) 0.30 0.54 1.016 0.30 0.54 (40mil) 0.25 0.49	1.270 (50mil) 0.42 (40mil) 0.762 (30mil) 0.37	
width	ъ	Maximum and Minimum dimension are below table to all terminal pitch.	1.270 0.37 (50mil) 0.37 (40mil) 0.762 (30mil) 0.32	
Terminal	с	$c_{min} = 0.17$ $c_{max} = 0.32$	c _{num} = 0.27	
thickness	c ₁	$c_{min} = 0.15$ $c_{truex} = 0.30$	c _{Insum} = ().25	

Table 1 (continued)

unit: mm

Name	Reference symbol	Standards	Recommended value	Remarks
		(1) Tolerance of terminal center position express in outline drawings.		It applied MMC. (x≤c/5)
Tolerance of terminal center position	x	(2) The symbol x shall be replaced with any of the values shown below. x		
		(40mil) 0.20 0.762 (30mil) 0.15		
Coplanarity	у	y S The coplanarity shall be specified in the outline drwaing. The symbol y shall be replaced with any of the values shown below. y = 0.15		
Overall width	H _E	•Nominal dimensions is defined below: $\overline{\underline{H_{ij}}} = \mathbf{E} + 2 \times \mathbf{I}.$		
Overall length	H	•Nominal dimensions is defined below: $H_{\mathbf{p}} = D + 2 \times I.$		
Positional tolerance of terminal tips	t	The tolerance of the terminal tips shall be indicated in the outline drawing.		

8.2 Group2

Table 1 (continued)

unit: mm

Name	Reference symbol	Standards				Recommended value	Remarks
	•	Standard number (as shown below.					
	;	Terminal	\				
	; 	Patch Nominal Limension (mil)	1.270 (50mil)	1.016 (40m.l)	0.762 (30mil)		
		5.08×5.08 (200×200)			20		
	j	6.35×6.35 (250×250)		20	_		
Maximum number of		7.62×7.62 (300×30)	20	_	28		
terminal position	n	8.89×8.89 (350×350)		28	_		! !
		10.16×10.16 (400×400)	28	_	44		
		12.70×12.70 (500×500)		44	52		
		15.24×15.24 (600×600)	44	52			
		17.78×17.78 (700×700)	52	_	68		
		20.32×20.32 (800×800)	_	68	84		
		22.86×22.86 (900×900)	68	84	100		
		Terminal length d outline drawing):		shown bel	low (in		
Terminal length	t.,	$I_{c1} = 1. = \left(-\frac{c}{2}\right)$ $I_{coin} = 0.5$, ($L_{\rm hem}=0.75$	
		$I_{\text{max}} = 0.0$	-	L	⊢ L		
Terminal Tip	b ₂	Terminal Tip defi $L_{2rem} = 0.25$	ned as she	own below	/. 		··-
		$b_{2n-m} = 0.20$	<u>h</u> 2				
Package	Z ₊	'Maximum values	is defined	l below:		$Z_{\text{limit}}, Z_{\text{dmax}} =$ $e \text{ of } 1.5 \times$	Z _{Frace} , Z _{drace} is resin ourse or
over hang	Z ₀ ,	Z_{timax} , $Z_{dmax} = 3 \times \boxed{c}$				e or 2×c	residual gates are not included.

9. Standard Registration

When you need to register a new outline specification on the standard, complete the appendix format 5 in Technical Standardization Committee on Semiconductor Device Package steering rule, in compliance with the Standardization Rule.

In order to make a package dimension table, which comes under Item 2, Appendix format 5, fill the dimensions marked with (\checkmark) in the following table 2.

Table 2

Serial 1	Number			
External type		P-QFI-OCC)-0000×0 <u>000</u>	0.00
	rence nbul	min	nom	max
	c _{lE}			
	c _{1D}		J	
	E	J	J	J
	D	J		J
	H			
	H_n		J	
	A	J	.,	J
	\mathbf{A}_{1}	J		
ب 1	A_2	J	J	J
Group 1	ь	J	J	J
	b,	J	1	J
	¢	.		J
	c ₁	J		J
	c		1	
	х			J
	у			J
	t			J
	π		J	
	L		1	
	1.,		J	
Group 2	I.2		1	
<u>ā</u>	b ₂		J	
	$Z_{\mathbf{F}}$			J
	Z_{D}			J

Design guideline of integrated circuits for Quad Flat I-Lead Package(QFI) Comments

Object

This technical report is established to provide the industrial standards for Quad Flat I-Lead Package (hereinafter called QFI), to provide the design guidelines in producing the QFI and developing the automatic mounting machines and related parts.


2. History of Discussion

This technical report succeeded EIAJ ED-7409 [General Rules for the Preparation of Outline Drawings of Integrated Circuits Quad Flat I-Leaded Packages). QFI is a square package with leads extending form each side of the body. The leads are formed in a I-shaped configuration (or but lead) for surface mounting. The preparation of outline drawings of QFI was assigned in the work schedule of the 1987 term, and the relevant deliberations were started on the meeting of the Technical Committee on Semiconductor Package Outlines [the former committee of Technical Standardization] Committee on Semiconductor Device Package] held May 1987. In its early stage, the discussions were focussed on adopting either the inch (mil) system or the millimeter (mm) system as the centerline-to-centerline spacing of the leads. Finally, it was decided to adopt the inch system from the standpoint of compatibility with PLCC, which is the conventional package. And three types of package, 50 mil, 40 mil and 30 mil were adopted as standard QFI. However, all dimensions were unified to the millimeter unit, with the mil unit as a reference unit. For the present, the maximum number of pins of QFI was limited to 100 and the variety of packages was limited to 10 types, because the committee took the limits of practical use into consideration when deciding the variation. The deliberations for package name were started by adopting the name "MSP". But latter on, it was decided, in response to suggestion asking for the use of clear-cut name taking into consideration the lead configuration, to adopt the unified nomenclature "QFI" including the meaning of the I-shaped configuration. The final deliberation was concluded in June 1988.

EIAJ ED-7409 was abolished after the lapse of ten years in 1998. This technical report succeeding **ED-7409** was being deliberated as the design guideline by Plastic Subcommittee, which is one of subcommittees of Technical Standardization Committee on Semiconductor Device Package.

3. Reference drawing for QFI mounting pad (Unit mm)

Mounting pad layout of **EIAJ ED-7409** was changed to allowable range of soldering part of terminals. Mounting pad layout was moved to the comment section as a reference drawing.



e	b _{ետւտ}	1 ձուտ
1.270 (50mil) 1.016	0.65	1.5
(40mil) 0.762 (30mil)	0.46	2.0

Note

- (1) Indicate the spacing between the true geometrical center positions of the pad rows.
- (2) Add other fine pitch packages according to the mounting technology.

10. COMMITEE MEMBERS

The Plastic Package Subcommittee of the Technical Standardization Committee on Semiconductor Device Packages has mainly deliberated this technical report. The subcommittee members are shown below.

<Technical Standardization Committee on Semiconductor Device Package>

Chairman Shozo Minamide SHARP CORPORATION

<Plastic Package Subcommittee>

Chief Kaoru Sonobe NEC CORPORATION
Vice-Chief Takashi Okada TOSHIBA CORPORATION

Vice-Chief Takahiro Imura TEXAS INSTRUMENTS JAPAN LTD.

Members Hideo Shimada ENPLAS CORPORATION

Kazuhiko Sera OKI ELECTRIC INDUSTRY CO., LTD.

Hideyuki Iwamura SANYO ELECTRIC CO., LTD.

Shuya Haruguchi SHARP CORPORATION
Takayuki Nagumo SUMITOMO 3M, LTD.
Akinori Hara SEIKO EPSON CO.
Toshihiko Nojiri SONY CORPORATION
Toshihiro Murayama SONY CORPORATION
Kenji Kanesaka NIPPON FOUNDRY INC.

Tunco Kobayashi IBM JAPAN, LTD.
Tsukasa Ito AMP JAPAN, LTD.

Hiroaki Hirao SAMSUNG ELECTRICS JAPAN CO., LTD.

Kenichi Kurihara NEC CORPORATION
Nobuo Sato MOTOROLA LTD.
Shinya Kanamitsu HITACHI LTD.
Nobuya Koike HITACHI LTD.
Masnori Yoshimoto FUJITSU LIMITED

Osamu Hirohashi FUJI ELECTRIC CO., LTD.

Shigeki Sakaguchi MATSUSHITA ELECTRICS CORPORATION
Kou Shimomura MITSUBISHI ELECTRIC CORPORATION

Nanahiro Hayakawa YAMAICHI ELECTRICS CO., LTD.

Hitoshi Matsunaga UNITECHNO INC, Kazumi Morimoto ROHM CO., LTD,



Technical Report of Electronic Industries Association of Japan

EIAJ EDR-7321

Design guideline of integrated circuits for Quad Flat I-lead packages (QFI)

Established in February, 1999.

Prepared by

Technical Standardization Committee on Semiconductor Device Package

Published by Electronic Industries Association of Japan

5-13, Nishi-shinbashi T-cheme, Minato-ku, Tokyo 105-0003, Japan Printed in Japan