

Technical Report of Japan Electronics and Information Technology Industries Association

EIAJ EDR-7332

Design guideline of integrated circuits for Dual Tape Carrier packages (Type 1, Type 2) (DTP(1), DTP(2))

Established in September, 2002

Prepared by

Technical Standardization Committee on Semiconductor Device Package

Published by

Japan Electronics and Information Technology Industries Association

11, Kanda-Surugadai 3-chome, Chiyoda-ku, Tokyo 101-0062, Japan Printed in Japan

Technical report of Japan Electronics and Information Technology Industries Association

Design guideline of Integrated Circuits for Dual Tape Carrier packages (Type 1, Type 2) (DTP (1), DTP (2))

1. Scope of Application

This technical report regulated outline drawings and dimensions about Dual Tape Carrier package (hereinafter referred to as DTP), which is classified as form G among the Tape Carrier package (hereinafter referred to as TCP) in **EIAJ ED-7300** [Recommended practice on Standard for the preparation of outline drawings of semiconductor packages].

Note: This technical report is the revision version to have integrated the following two standards into.

EIAJ ED-7432 (General rules for the preparation of outline drawings of integrated circuits, Dual Tape Carrier packages (Type I)), established in December 1993.

EIAJ ED-7433 (General rules for the preparation of outline drawings of integrated circuits, Dual Tape Carrier packages (Type II)), established in December 1993.

2. Definition of the Technical Terms

The definition of the technical terms used in this technical report is in conformity with **EIAJ ED-7300**, and as for the new term, it depends on the following.

(1) Sprocket hole

The holes arrayed at the both sides of a tape at the constant pitch which are used feed the tape. 2 kinds of Super and Wide are prescribed by the size of the sprocket hole.

(2) Outerlead

The composition of the package, which was arranged because of the electric, mechanical and thermal connection. It is defined as the terminal in **EIAJ ED-7300**.

(3) Test pad

The terminal part which was arranged outside outerlead to examine electricity.

(4) Lead pattern

The part which connects the interval of the IC and outerlead at the center and the interval of outerlead and the test pad electrically in the wiring.

(5) Outerlead hole

The hole which was opened outside the package main unit to form outerlead.

(6) Corner tie bar

The part which separates outerlead hole in the part of the insulation tape which was prepared for the 4 corners of the main unit to maintain a package main unit in the insulation tape.

(7) Tape format

The tape format 3 kinds are prescribed which 35mm, 48mm, 70mm. The tape that forms a package main unit inside the sprocket hole and by it the tape unit ranges with more than one piece of continuation. DTP uses only 35mm of tape format.

(8) Tape unit

The part of the tape, which was detached to contain one package main unit, the outerlead and the test pad that is connected with it.

(9) Package side hole

The hole which was provided outside the side with outerlead of the package main unit which doesn't come out to form a package main unit.

3. Background

Recent years, by the appearance of the electronic equipment with very thin types such as the IC card, and the integrated circuit package for the memory, too, becomes small and becomes thin. This technical report has a purpose of corresponding to use's increasing and promoting the standardization of the package size and securing those compatibilities about Dual Tape Carrier package Type 1, Type 2 (hereinafter referred to as DTP(1), DTP(2)). This technical report intended to standardize the outer dimensions of DTP and ensure compatibility between products as far as possible for standardization.

4. Definition of DTP

- **DTP(1)** : The lead pattern forms in the insulation tape surface which has a sprocket hole. And the package to go out of to the direction where the lead is parallel to seating plane more with the 2 directions than the short side of the package body.
- **DTP(2)** : The lead pattern forms in the insulation tape surface which has a sprocket hole. And the package to go out of to the direction where the lead is parallel to seating plane more with the 2 directions than the long side of the package body.

5. Numbering of Terminals

Basicaly, it follows the rule of **EIAJ ED-7300**. But it makes a package surface the surface where a lead pattern is formed and it gives a number which is peculiar to each of the terminals and the test pads.

6. Nominal Dimensions

DTP(1): Nominal Dimensions makes a size most out of the package [symbol: E X (D+1.60)].

DTP(2) : Nominal Dimensions makes package width [symbol: E nom].

7. REFERENCE CHARACTERS AND DRAWING

7.1 DTP (1) Outline Drawing (1)



Figure 1 (From surface of Cu pattern)

7.2 DTP (1) Outline Drawing (2)



Figure 2 (From surface of Cu pattern)

7.3 DTP (1) Test pad penumbra and outerlead penumbra detailed figure



Figure 3 (From surface of Cu pattern)

Note:

- (¹) The maximum material requirements (Refer to ISO 2692/ JIS B 0023) apply to the positional tolerance of outerleads and so on.
- (²) The least material requirements (Refer to **ANSI Y14.5M**) apply to the positional tolerance of test pads and outside of outerlead hole.
- $\binom{3}{4}$ Specifies the true geometric position of outerlead axis.
- (⁴) Center sprocket hole is shown.
- $\binom{5}{2}$ Specifies the true geometric position of test pad axis.
- (⁶) The Index mark makes the position of the corner part where the outerlead 1 pin exists. The Index mark area, which is basically 1/16 with package body size, however in case of small package body size, it is less than 1/4 with package body size, It must be included in the shaded area entirely.
- (⁷) Datum plane is supposed to be found from center distance sprocket hole of datum B C D.
 However, datum plane of outerlead supposes that it finds from the test pad of datum E F G.
- $\binom{8}{1}$ $\stackrel{\circ}{\square}$ part (Indicated by $b_1 \times b_2$) with outerlead number 1 shows an index mark.
- (*) The measurement in datum plane, it in the condition which lost a curve. It is scissors in the tape by the glass board and so on.
- (¹⁰) It makes the round quantity of pulling-out hole corner of the tape equal to or less than 0.30mm.

7.4 DTP (2) Outline Drawing (1)



7.5 DTP (2) Outline Drawing (2)



Figure 5 (From surface of Cu pattern)

7.6 DTP (2) Test pad penumbra and outerlead penumbra detailed figure

Figure 6 (From surface of Cu pattern)



Note:

- (1) The maximum material requierments (Refer to ISO 2692/ JIS B 0023) apply to the positional tolerance of outerleads and so on.
- (²) The least material requierments (Refer to **ANSI Y14.5M**) apply to the positional tolerance of test pads.
- (³) Specifies the true geometric position of outerlead axis.
- (⁴) Center sprocket hole is shown.
 (⁵) Specifies the true geometric position of test pad axis.
- ⁽⁶⁾ The Index mark makes the position of the corner part where the outerlead 1 pin exists. The Index mark area, which is basically 1/16 with package body size, however in case of small package body size, it is less than 1/4 with package body size, It must be included in the shaded area entirely.
- $\binom{7}{2}$ Datum plane is supposed to be found from center distance sprocket hole of datum B C D However, datum plane of outerlead supposes that it finds from the test pad of datum [E] F G.
- $\frac{3}{2}$ \oplus part(Indicated by $b_1 \times b_2$) with outerlead number 1 shows an index mark.
- (⁹) The measurement in datum plane, it in the condition which lost a curve. It is scissors in the tape by the glass board and so on.
- (¹⁰) It makes the round quantity of pulling-out hole corner of the tape equal to or less than 0.30mm.

EIAJ EDR-7332 8. DTP (1) outer dimension

Table 1

Unit: mm Reference Description Standards Recommended Remarks symbol (1) Package width (E) X Package overall length (1) Line-up that (D+1.60) is applied to Nominal dimension. Package width (E)X overall length (2) Nominal dimension is shown below. (D+1.60) is made every 2.00mm EX(D+1.60) EX(D+1.60) step. 8x14 6x14 (2) It makes the 6x16 8x16 Nominal same rule with E X (D+1.60) 8x18 6x18 dimension TSOP(1). 6x20 8x20 10x14 12x14 10<u>x16</u> 12x16 10x18 12x18 12x20 10x20 (1) It prescribes a standard value as in the (1) It makes the same rule with following formula. $E_{nom} = 6.00 + 2k$ TSOP(1), but it excludes E=14.00. k = 0, 1, 2, 3 Package E nom Е 6.00 width 8.00 10.00 12.00 (2) The range shall be $E = E_{nom} \pm 0.15$. (1) It prescribes a standard value as in the following formula. D nom =12.40 + 2h h= 0, 1, 2, 3 D nom Package D 12.40 length 14.40 16.40 18.40 (2) The range shall be $D = D_{nom} \pm 0.15$. (1) It prescribes a standard value as in the Outer lead following formula. hole D_1 $D_{1nom} = D_{nom} + 1.60 X 2$ outside length (2) The range shall be $D_1 = D_{1nom^{\pm}} 0.15$.

	Table 1 (continued) Unit: mm_						
Description	Reference symbol	Standards	Recommended	Remarks			
Test pad pitch (1)	e1	<u>e</u> 1 = 0.50	-				
Test pad pitch (2)	e 2	(1) $e_2 = 1.00$ (2) $e_2 = e_1 \times 2$	-	True geometrical position is			
Distance of center of the inside test pad row	e	<mark>e</mark> ₃= 24.80	-	shown.			
Distance of center of the outside test pad row	e4	<u>e</u> 4 = 26.60	-				
Test pad width	B ₁	(1) $B_{1nom} = 0.70$ (2) The range shall be $B_1 = B_{1nom} \pm 0.03.$	-	There is a shape of the center test pad like the following figure to make the standard of datum line. $45^{\circ} 490^{\circ}$			
Test pad length	B ₂	(1) $B_{2nom} = 0.80$ (2) The range shall be $B_2 = B_{2nom} \pm 0.03.$	-				

Table 1 (continued)

Table 1 (continued)

Unit: mm Reference Recommended Description Standards Remarks symbol (1) Tolerance of test pad center position shall be specified in the outline drawing. Tolerance Ð У of test pad y = 0.10y center position (2) Reference symbol "y " shall be replaced as below. y≦0.14 (1) It prescribes a test pad layout as follows. Test pad layout (2) It makes a test pad layout with 2 lines of plover layout and moreover it makes most outside an end pad the test pad of the line outside. (3) The package center and the test pad center at the center agree. (4) It doesn't use a test pad at the center as the principle. N = 50 (E = 6.00, 8.00, 10.00)N = 66 (E = 12.00) Number of Ν test pads (1) It is due to the rule of the test pad layout. (2) The test pad provides the number of maximum test pads regardless of the number of outer leads.

Table 1 (continued)

Description	Reference	Standards	Recommended	Unit: mm Remarks
Outer lead layout	symbol	 (1) It prescribes outer lead layout as follows. (2) The outer lead center shifts to the package center in e/2. 	-	-
Outer lead pitch	е	e 0.50 0.40 0.30	-	True geometrical position is shown.
Outer lead width	b	It makes a maximum and a minimum value a range in the table below to each outer lead pitch. $\begin{array}{c c c c c c c c c c c c c c c c c c c $	e b _{nom} 0.50 0.20 0.40 0.16 0.30 0.12	It follows SSOP and TSOP(1) rule.
Tolerance of outer lead center position	x	(1) Tolerance of outer lead center position shall be specified in the outline drawing. (2) Reference symbol " x " shall be replaced as below. $x \leq 0.10$	e x 0.50 0.10 0.40 0.07 0.30 0.065	It makes the same rule with TSOP(1).

Table 1 (continued)

	F	I		Unit: mm
Description	Reference symbol	Standards	Recommended	Remarks
Number of outer leads	n	(1) It prescribes the number of outer leads as follows. $\begin{array}{c} I \\ I $		(1) It makes the same rule with TSOP(1), but it excludes E=14.00.
Tape format	D2	Tape format D_{2min} D_{2nom} D_{2max} 3534.7834.9835.18The range shall be $D_2 = D_{2nom} \pm 0.20$.	-	(1) The rule of tape format 35.
Tape unit length	E2	(1) It prescribes a standard value as in the following formula. $E_{2nom} = P_{nom} \times k (P_{nom} = 4.75)$ $k = 3 \ (E=6.00, 8.00, 10.00)$ $k = 4 \ (E=12.00)$ (2) It prescribes the tape unit length as follows. $\frac{E}{6.00}$ $\frac{E}{8.00}$ 14.25 10.00 12.00 19.00	-	-

Table 1 (continued)

Unit: mm Reference Description Standards Recommended Remarks symbol Corner tie bar S S nom =2.00 -width (1) $J_{1nom} = 1.42$ (1) The rule of tape format 35, Super. (2) The range shall be Sprocket hole \mathbf{J}_1 _ $J_1 = J_{1nom} \pm 0.03$ width (1) $J_{2nom} = 1.42$ (2) The range shall be Sprocket hole $J_2=J_{2nom}\pm 0.03$ J_2 length (1) $P_{nom} = 4.75$ (2) The range shall be Sprocket hole $P = P_{nom} \pm 0.05.$ Ρ pitch (1) H nom = 31.83 (1) The rule of tape format 35, Super. Distance of (2) The range shall be center of the Н $H = H_{nom} + 0.04 - 0.07$ sprocket hole row (1) It prescribes a standard value as in the following formula. Outer E_{1nom}= E_{nom} +(0.35 X 2) lead E_1 hole width (2) The range shall be $E_1 = E_{1nom} \pm 0.15.$

Table 1 (continued)

Description	Reference symbol	Standards	Recommended	Unit: mm Remarks
Package thickness	A	A _{max} =1.00	A _{nom} = 0.50	It makes the same rule with DTP(2).
Package upper part thickness	A ₁	A _{1max} =0.70	-	
Sealing length	D3	D₃≦D	_	It makes the same rule with QTP, DTP(2).
Sealing width	E3	E₃≦E	_	
Index mark width	b1	(1) $b_{1nom}=0.15$ (2) The range shall be $b_1=b_{1nom}\pm 0.02$.	_	It makes the same rule with QTP, DTP(2).
Index mark length	b2	(1) $b_{2nom} = 0.30$ (2) The range shall be $b_2 = b_{2nom} \pm 0.15$.	_	
Tolerance of package center position	V1 , V2	(1) Tolerance of package center position shall be specified in the outline drawing. $\begin{array}{c c} & & & \\ \hline \hline & & & \\ \hline & & & \\ \hline & & & \\ \hline \hline \\ \hline & & & \\ \hline \hline \\ \hline & & & \\ \hline \hline & & & \\ \hline \hline \hline \\ \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline$	_	_
Tolerance of outer lead center position	w	 (1) Tolerance of outer lead center position shall be specified in the outline drawing. (2) Reference symbol " w " shall be replaced as below. w ≤0.25 	. –	_

9. DTP (2) outer dimension

Table 2

			1	Unit: mm
Description	Reference symbol	Standards	Recommended	Remarks
Nominal dimension	Enom	(1) Package width (E nom) makes Nominal dimension. (2) Nominal dimension (E nom) is shown below. E nom Soft metric Hard metric 0300 0400 0400 0115 0130 0145 0160	-	 It makes nominal dimension of Hard metric the numerical value (1 digit of the following of the decimal point) that deleted a decimal point with size value. The numerical value of Soft metric is mil system. It makes the same rule with SSOP (Group2, 3), TSOP(2).
Package width	E	The range shall be E = E nom ± 0.15 .	-	 (1) It prescribes soft metric systems as in the following formula. E nom =1.27 X k (k= 6,7,8) (2) It makes the same rule with SSOP (Group2, 3), TSOP(2).
Outer lead hole outside width	E1	(1) It prescribes a standard value as in the following formula. $E_{1nom} = E_{nom} + 1.60 \times 2$ (2) The range shall be $E_1 = E_{1nom} \pm 0.15$	-	_
Package length	D	(1) It prescribes a standard value as in the following formula. $D_{nom} = \bigoplus X (n/2-1)+2Z_D$ $\bigoplus = 1.27 \qquad Z_D=0.95$ (2) The range shall be D ₁ =D _{1nom} ±0.15.	-	It provides at the value which was calculated in outer lead pitch at the time of $e = 1.27$.
Outer lead hole length	D1	(1) It prescribes a standard value as in the following formula. $D_{1nom} = D_{nom} + 2.00$ (2) The range shall be $D_1 = D_{1nom} \pm 0.15$.	-	-

Table 2 (continued)

Unit: mm Reference Description Standards Recommended Remarks symbol е e_1 1.27 1.27 1.00 Test True geometrical position is pad e1 0.80 . shown. pitch 0.80 0.65 0.50 Е e_2 7.62 Distance of 8.89 16.80 center of 10.16 True geometrical position is e_2 the inside 11.50 shown. test pad 13.00 21.55 row 14.50 16.00 There is a shape of the center test pad like the following figure to make the standard of e_1 B_{1nom} datum line. 1.27 1.00 0.80 0.70 Test pad B₁ B2 width 90° The range shall be B1 $B_1 = B_{1nom} \pm 0.03.$ One side is an even number. 90 B1 (1) $B_{2nom} = 1.00$ Test pad B₂ (2) The range shall be length $B_2 = B_{2nom} \pm 0.03.$ One side is an odd number.

Table 2 (continued)

				Unit: mm
Description	Reference symbol	Standards	Recommended	Remarks
Tolerance of test pad center position	у	(1) Tolerance of test pad center position shall be specified in the outline drawing. (2) Reference symbol " y " shall be replaced as below. $y \leq 0.14$	y = 0.10	-
Test pad layout		 (1) It prescribes a test pad layout as follows. (1) It prescribes a test pad layout as follows. (2) It makes one line of test pad layout and the package center and the test pad center at the center agree. (3) When the numbers of outer leads are even number (the side), it doesn't use a center pad. 		
Number of test pads	N	N=42(e1=1.27) N=70(e1=0.80) (1) It is due to the rule of the test pad layout. (2) The test pad provides the number of maximum test pads regardless of the number of outer leads.	-	_

	Unit: mm			
Description	Reference symbol	Standards	Recommended	Remarks
Outer lead pitch	e	Image: 1.27 1.00 0.80 0.65 0.50	-	True geometrical position is shown.
Outer lead width	b	It makes a maximum and a minimum value a range in the table below to each outer lead pitch. e b_{min} b_{max} 1.27 0.30 0.50 1.00 0.30 0.50 0.80 0.20 0.40 0.65 0.20 0.40 0.50 0.10 0.30	e b _{nom} 1.27 0.40 1.00 0.40 0.80 0.30 0.65 0.30 0.50 0.20	It follows SSOP and TSOP(2) rule.
Tolerance of outer lead center position	x	(1) Tolerance of outer lead center position shall be specified in the outline drawing. (2) Reference symbol " x " shall be replaced as below. $x \le 0.25$	e x 1.27 0.25 1.00 0.20 0.80 0.16 0.65 0.13 0.50 0.10	It makes the same rule with SSOP,TSOP(2)

Table 2 (continued)

			1	Unit: mm
Description	Reference symbol	Standards	Recommended	Remarks
Number of outer leads	n	It prescribes the number of outer leads shown below. (1) $\boxed{e} = 1.27$ n = 16+ (2 X k) $k=0,1, \dots, 12$ (2) $\boxed{e} = 1.00$ $\boxed{e} = 0.80$ $\boxed{e} = 0.65$ $\boxed{e} = 0.50$ The maximum number of outer lead which is gotten when making $Z_D = 0.50$. $\boxed{D 1.27 1.00 0.80 0.65 0.50}$ 10.79 16 20 26 32 42 12.06 18 24 28 36 48 13.33 20 26 32 38 52 14.60 22 28 36 42 58 15.87 24 30 38 46 62 17.14 26 34 42 50 68 18.41 28 36 44 54 - 19.68 30 38 48 58 - 20.95 32 40 50 62 - 22.22 34 - 54 66 - 23.49 36 - 58 70 - 24.76 38 - 60 - - 26.03 40 - 64 - N 42 70 10.79 12 70		 (1) The number of maximum outer leads which is gotten when making Z_D= 0.95 at the time of e = 1.27. (2) It makes the same rule with SSOP (Group2, 3), TSOP(2). But, it makes the rules which are many at 2 pin at the time of e =0.50.

Table 2 (continued)

Table 2 (continued)

	Reference	Standards				Unit: mm	
Description	symbol		Stan	dards		Recommended	Remarks
Tape format	D ₂	Tape format 35 The ran	D _{2min} 34.78 age shall be	D _{2nom} 34.98 D ₂ = D _{2non}	D_{2max} 35.18 $\pm 0.20.$	-	(1) The rule of tape format 35.
Tape unit length	E2	 (1) It prescr following form E_{2nom} = P non k=4 (E=7.62 k=5 (E=11.5 (2) It prescribe 	ula. n X k (P no. , 8.89,10.16 0,13.00,14.	m = 4.75) 6) 50,16.00)	ue as in the	_	_
Corner tie bar width	S	S _{nom} = 1.00				-	It makes the same rule with QTP.
Sprocket hole width	J ₁	(1) J _{1nom} = 1.4 (2) The range		= J _{1nom} ±0	.03	_	(1) The rule of tape format 35, Super.
Sprocket hole length	J2	(1) J _{2nom} =1.42 (2) The range		= J _{2nom} 土(0.03	_	
Sprocket hole pitch	Ρ	(1) P _{nom} = 4.7 (2) The range		= P _{nom} ±0	.05	_	_
Distance of center of the sprocket hole row	н	(1) H _{nom} = 31. (2) The range		= H _{nom} +0. -0.(04 07	-	(1) The rule of tape format 35, Super.

Table 2 (continued)

Description	Reference symbol	Standards	Recommended	Remarks
Package thickness	A	A _{max} = 1.00	A _{nom} = 0.50	It makes the same rule with DTP(1).
Package upper part thickness	A ₁	A _{1max} = 0.70	-	
Sealing length	D_3	$D_3 \leq D$	-	It makes the same rule with QTP, DTP(1).
Sealing width	E_3	$E_3 \leq E$	-	
Index mark width	b ₁	(1) $b_{1nom} = 0.15$ (2) The range shall be $b_1 = b_{1nom} \pm 0.02$	-	It makes the same rule with QTP, DTP(1).
Index mark length	b ₂	(1) $b_{2nom} = 0.30$ (2) The range shall be $b_2 = b_{2nom} \pm 0.15$.	-	
Tolerance of package center position	V1,V2	(1) Tolerance of package center position shall be specified in the outline drawing. $\begin{array}{c c} & & & \\ \hline \hline & & & \\ \hline \hline \\ \hline & & & \\ \hline \hline \\ \hline \hline & & & \\ \hline \hline \\ \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline$	-	-
Tolerance of outer lead center position	W	(1) Tolerance of outer lead center position shall be specified in the outline drawing. (2) Reference symbol " w " shall be replaced as below. $w \le 0.25$	-	-

10. Standard Registration

When you need to register a new outline specification on the standard, complete the appendix format 5 in Technical Standardization Committee on Semiconductor Device Package steering rule, in compliance with the Standardization Rule. In order to make a package dimension table, which come under Item 2, Appendix format 5, fill the dimensions marked with ($\sqrt{}$) in the following Table.

The rule item of the TCP (QTP, DTP(1), DTP(2)) standard exceeds 30 items. Therefore, complexly when making individual standard registration completely. Then it made the registration table to have narrowed down to the item, which the minimum outward form size needs.

Incidentally, it supposes that it enters package code form type according to **EIAJ ED-7303B** (Name and Code for Integrated Circuits Package).

Serial N	umber			
External Type		T-DTP(1) OO - OO. OO X OO. OO - O. OO T-DTP(2) OO - OO.OO X OO. OO - O. OO		
Reference Symbol		min	nom	max
	D ₂		\checkmark	
	Р			
	Н			
	E		\checkmark	
	E ₁	\checkmark		\checkmark
	E ₂	\checkmark		\checkmark
	D			
	D ₁	\checkmark		\checkmark
	A			\checkmark
Croup1	A ₁			\checkmark
Group1	b	\checkmark		\checkmark
	е		√ (*1)	
	e ₁		√ (*1)	
	e ₂		√ (*1)	
	e_3		√ (*1,2)	
	e_4		√ (*1,2)	
	n		\checkmark	
	Ν			
	J_1			
	J_2			
	(*	1) true geometri	cal position	

Table 3

(*2) DTP(1) only

EXPLANATORY NOTES

1. Objective of establishment

This technical report accounts for the industrial standard of Dual Tape Carrier package Type1, Type2 (hereinafter referred to as DTP (1), DTP (2)). It was established to provide the design guideline of DTP (1) and DTP (2) when it is made in to product or when Automatic mounting machinery and associated parts are developed.

2. History of review

As the semiconductor device which corresponds to the thin electron equipment such as the IC card, And Thin Small Outline Package Type1, Type2 (hereinafter referred to as TSOP (1), TSOP (2)) which was made thin and small was standardized in March, 1988. After that, those standards revisions are done in April 1996 and those use are done, as EIAJ EDR-7312 of TSOP (1) and EIAJ EDR-7313 of TSOP (2). Also, as the match of the international standardization, it is proposed to International Electro technical Commission (hereinafter referred to as IEC) from Japan and it was established in 2000 as Amendment

1 to IEC 60191-6.

As the memory card and so on are thin and the capacity increases, by such situation, it wasn't possible to correspond only TSOP (1), TSOP (2), therefore DTP (1), DTP (2) to have made have compatibility became necessary. Then, in April 1989, it starts " TCP standardization WG " which was under Special Technical Committee on Semiconductor Device Package Outlines (currently, Technical Standardization Committee on Semiconductor Device Package). It fixed as taking up standard creating by the standardization of DTP (1), DTP (2) and QTP as the business plan. First, to deliberate about DTP (1), DTP (2) after deciding a basic item about QTP was fixed. After that, in 1991, TCP standardization WG disperses. It wasn't deliberated for about 1 year because to have been taken over by the plastic package subcommittee (currently, Integrated Circuits Package Subcommittee) but the professional field was different. Recurrence addition " TCP standardization WG " and a full-scale deliberation were begun in April 1992. It was deliberated that where to decide a datum position of DTP (1) and DTP (2). And it made a center sprocket hole a datum position because DTP (1) and DTP (2) didn't set up a tooling hole. In April 1993, DTCP which was former name was changed DTP at the Special Technical Committee on Semiconductor Device Package Outlines. Also working group name, too, was changed with " Tape Carrier Package WG ". The standardization of the package naming was deliberated in " General rule package standardization WG " (currently, General rule of semiconductor package Subcommittee), which is under The Special Technical Committee on Semiconductor Device Package Outlines. This change is because the 4 character composition of DTCP which becomes basic type of the package form came off the standard. But, the name of DTP was approved in " Dual Tape Carrier package ". Via above mentioned deliberation elapse, Tape Carrier package WG ends the last deliberation in December 1993, and pass in the semiconductor package special committee approval. It was established as JEITA standard EIAJ ED-7432 (DTP (1)) and EIAJ ED-7433 (DTP (2)).

In January, 2002, It began questionnaire investigation about the reconsideration of the elapse in 10 years about the TCP standards (QTP, DTP(1), DTP (2)) in Integrated Circuits Package Subcommittee. As a result, There is an answer from 12 companies in Japan, and the opinion that equal to or more than 2 companies, the revision (It keeps just as it is) are necessary was gotten about the TCP standards (QTP, DTP (1), DTP (2)). In March 2002, it was fixed that to carry forward the revision of the TCP standards in WG.

In the same way as **Amendment 1 to IEC 60191-6** (TSOP(1) and TSOP(2)), to integrate **EIAJ ED-7432** and **EIAJ ED-7433**, and that DTP technical report was revised were decided. The consideration when implementing a standardization proposal by IEC, SC47D/WG1, According to the IEC format, we placed in the design guide of integrated circuits package as the classification. It have completed a deliberation in WG and It was established in September 2002 as **EIAJ EDR-7332** to have integrated DTP (1) and DTP (2) into.

TCP relation standard, the following standard exists and results in the today.

- (1) EIAJ ED-7431, EIAJ ED-7431A (General rules for the preparation of outline drawings of integrated circuits, Quad Tape Carrier package (QTP)), The deliberation begins from April 1989 by " TCP standardization WG " which was temporarily placed under Special Technical Committee on Semiconductor Device Package Outlines. After that, it was deliberated in the continuation in " Tape Carrier Package WG " and it was established in April 1993, then it was revised in October 1994.
- (2) EIAJ ED-7431-1, EIAJ ED-7431-1A (Recommended Outline Drawings for Carriers, Quad Tape Carrier package Carriers (QTP Carrier)), The deliberation begins from April 1989 by " TCP standardization WG " which was temporarily placed under Special Technical Committee on Semiconductor Device Package Outlines. After that, it was deliberated in the continuation in "Tape Carrier Package WG" and it was established in February 1993, then it was revised in December 1994.
- (3) EIAJ EDR-7331 (Design guideline of integrated circuits for Quad Tape Carrier package and Carrier (QTP and QTP Carrier)), Reconsideration in 10 years was admitted to be necessary about the TCP standards (QTP, DTP (1), DTP (2)) in Integrated Circuits Package Subcommittee which is under Technical Standardization Committee on Semiconductor Device Package. It was deliberated from March 2002 and it was established in September 2002. It integrated EIAJ ED-7431A and EIAJ ED-7431-1A as the standard of QTP and the carrier and it issued them as the identical book. As the custom way, in Technical Standardization Committee on Semiconductor Device Package, packaging, a socket, a tray and so on are published as another standard. When integrating the standard of QTP and the carrier, it got agreement by Integrated Circuits Package Subcommittee and socket Subcommittee that are under in Technical Standardization Committee on Semiconductor Device Package and the JEITA secretariat. Also, as for standard No, it gave EIAJ EDR-73XX, which is the package relation standard No (socket relation standard No is EIAJ EDR-77XX).
- (4) EIAJ ED-7432 (General rules for the preparation of outline drawings of integrated circuits, Dual Tape Carrier packages Type I(DTP (I)), The deliberation begins from April 1989 by " TCP standardization WG " which was temporarily placed under Special Technical Committee on Semiconductor Device Package Outlines. After that, it was deliberated in the continuation in "Tape Carrier Package WG" and it was established in February 1993, then it was revised in December 1994.
- (5) EIAJ ED-7433 (General rules for the preparation of outline drawings of integrated circuits, Dual Tape Carrier packages Type II (DTP (II)), The deliberation begins from April 1989 by " TCP standardization WG " which was temporarily placed under Special Technical Committee on Semiconductor Device Package Outlines. After that, it was deliberated in the continuation in "Tape Carrier Package WG" and it was established in February 1993, then it was revised in December 1994.

(6) EIAJ EDR-7332 (Design guideline of Integrated Circuits for Dual Tape Carrier packages Type 1, Type 2 (DTP (1), DTP (2)), Reconsideration in 10 years was admitted to be necessary about the TCP standards (QTP, DTP (1), DTP (2)) in Integrated Circuits Package Subcommittee which is under Technical Standardization Committee on Semiconductor Device Package. It was deliberated from March 2002 and it was established in September 2002. It is EIAJ ED-7432 and EIAJ ED-7433 integration versions.

The elapses of the deliberation of TCP relation standards are shown in **explanation table 1** with the flow chart.

QT P Carrier	QTP	DTP(1)	DTP(2)	
EIAJ ED-7431-1A	EIAJ ED-7431A	EIAJ ED-7432	EIAJ ED-7433	
(Outline drawing,	(Outline drawing,	(Outline drawing,	(Outline drawing,	
1994.12)	1994.10)	1993.12)	1993.12)	
Ļ	Ļ	_	l	
EIAJ E	DR-7331	EIAJ EDR-7332		
(Design gu	iide, 2002.9)	(Design guide, 2002.9)		
Reference standard	Reference standard	Reference standard	, IEC standard	
JEDEC standard JEDEC standard		Amendment 1 to IEC 60191-6		
CS-006A	UO-018B, US-001B	(TSOP(1) and TSOF	P(2))	

Explanation table 1

3. Basic idea

(1) Datum

Based on **IEC global drawing format** (Revision of **IEC 60191-6** Global drawing format (establishment schedule in 2002)), this technical report adopts a datum, a geometrical tolerance and the point of view. In case of adoption of the datum, it is reference in the JEDEC standard and the registration packages.

(2) Dimensions display

The display dimension in this technical report was based on the ISO standard and made "mm" display. In the way of converting from " inch " to the "mm ", it quoted **IEC Publication 191-3** and it made the number of the effective digits 2 digits of the following of the decimal point.

Minimum values (min): The third decimal places to be reckoned as an unit.

Recommended values (nom): The third decimal places to be rounded off.

Maximum values (max): The third decimal places to be omitted.

Furthermore, in specifying each dimensional value, the concept set by the design centers was clearly shown by means of using the designed standard values (recommended nominal value) as guideline for standardization.

(3) Concept of the package design

When standardizing TCP outline, it considered for standardization of the examination, the handling, the package size to become possible especially. Therefore, It made a concept basic that "Fixed Test

Pad Layout, Variable Package Size " " Fixed Package Size, Variable Terminal Pitch ".

By JEDEC standard UO-017A (establishment in October 1988), The concept to make the outer lead pitch and the test pad pitch of QTP identical and moreover, that try to design a package by fixing package body size and changing an outer lead pitch. That is, it was introducing the concept of "Fixed Package Size, Variable Pad Pitch & Layout " "Fixed Test Pad Pitch, Fixed Terminal Pitch ". However, this doesn't become about not preparing a test socket by it every package, and moreover, as for the package with the fine pitch, which is the advantage of QTP, the test pad, too, becomes a fine pitch. Therefore, there is a fault that the test becomes very difficult. Then, it made a test pad constant regardless of the lead pitch and moreover, it made the concept to design a package by fixing package body size and changing an outer lead pitch. This concept was adopted for the JEDEC standard US-001B (establishment in November 1993), and applied to the JEITA standard EIAJ EDR-73321 (QTP, QTP Carrier), EIAJ EDR-7332 (DTP (1), DTP (2)), too.

(4) For the compatibility with TSOP (1) and TSOP (2), as for package width (E), package length (D), outer lead pitch (e), outer lead width (b) and number of outer lead (n), those were based on TSOP (1) (EIAJ EDR-7312) and TSOP (2) (EIAJ EDR-7313).

(5) Package name

As explained in History of review, Because the DTCP 4 character composition came off the standard with the deliberation of the previous standard, it was changed with DTP. It provided that the name of DTP is " Dual Tape Carrier packages ". According to **EIAJ ED-7303B** (Name and Code for Integrated Circuits Package), it changed the part of number of DTP(I), DTP (II) to DTP(1), DTP (2) from this technical report.

4. Background for dimensional provisions

(1) Nominal dimension

DTP(1) : Nominal Dimensions makes a size most out of the package [symbol: E X (D+1.60)].DTP(2) : Nominal Dimensions makes package width [symbol: E nom].

(2) Package width (E)

DTP(1): E =6.00, 8.00, 10.00,12.00mm

DTP(2): E =7.62(300mil), 8.89(350mil), 10.16(400mil) E =11.50, 13.00, 14.50, 16.00mm

At old **EIAJ ED-7433** (DTP (2)), Equal to or more than E=11.43(450mil) rules were E=11.43(450mil), 12.70(500mil), 13.97 (550mil), 15.24(600mil). However, it changed according to the revision of TSOP (2).

(3) Outer lead pitch (e)

DTP(1): e =0.50, 0.40, 0.30mm

DTP(2): e =1.27, 1.00, 0.80, 0.65, 0.50mm

At old **EIAJ ED-7433** (DTP (2)), $\mathbf{e} = 1.27$, 1.00, 0.80, 0.65mm was prescribed, this technical report added $\mathbf{e} = 0.50$ mm to DTP (2) according to TSOP (2).

(4) Number of the test pads (N)

It stores up adoption in the concept of "Fixed Test Pad Layout, Variable Package Size " "Fixed Package Size, Variable Terminal Pitch". Therefore, regardless of the number of outer lead (n) and number of the maximum test pads (N_{max}) is

DTP(1): It provides according to the package width(E).

In case of E=12.00mm N_{max}=66

In case of E =6.00, 8.00, 10.00mm N_{max} =50

DTP(2): It provides according to the test pad pitch($|e_1|$).

In case of e1	=0.80mm	N _{max} =70
In case of e	1=1.27mm	N _{max} =42

(5) Tape format (D₂)

The tape format 3 kinds are prescribed which 35mm, 48mm, and 70mm. The tape that forms a package main unit inside the sprocket hole and by it the tape unit ranges with more than one piece of continuation. DTP uses only 35mm of tape format.

(6) **Tape unit width (E₂)** It considers a manufacturing and the sprocket hole pitch (P=4.75mm) makes positive duple, therefore

DTP(1) : In case of E =12.00mm	19.00mm (P X 4)	
In case of E =6.00, 8.00, 10.00mm	14.25mm (P X 3)	
DTP(2) : In case of E =7.62(300mil), 8.89(350mil), 10.16(400mil) 19.00mm (P X 4)		
In case of E =11.50, 13.00, 14.50, 16.00mm	23.75mm(P X 5)	

(7) Sprocket hole ($J_1 X J_2$)

The tape format adopted 35mm Super Wide because 35mm Super Wide was possible to design it judged from the package size and even if it prepared a test pad.

(8) Datum position

QTP datum position is a tooling hole, but DTP(1) and DTP(2) doesn't set up a tooling hole. Therefore, it made a sprocket hole of the package center position ($J_1 X J_2$) a datum position.

(9) Package side hole tie bar

It sets up a package side hole to make a package main unit position clear. However, that a package side hole is transformed is thought of by method of the molding. Therefore, It may provide Package side hole tie bar as the option. Incidentally, it makes the shape of tie bar free. (Explanation figure reference)

(10) Index mark width (b_1), length (b_2)

TCP standards (QTP, DTP (1), DTP (2)) prescribes index mark width with $b_1=0.15\pm0.02$ mm, length with $b_2=0.30\pm0.15$ mm. It made the same rule which JEDEC standard **US-001B**.

(11) Number of test pads(N) and Number of outer leads(n)

TCP (QTP, DTP (1), DTP (2)) is a semi-processed article basically and it is impossible to give a terminal number, considering until jisso process. It follows **EIAJ ED-7300** in Number of test pads(N) and Number of outer leads(n), together. It made a copper foil surface the upper side (From surface of Cu pattern) and it prescribed the lower left counterclockwise as the 1st. Also, it doesn't use all test pads. And it gives a number to outer lead and the test pad as follows.

Number of outer leads :1,2,3n

Number of test pads :1,2,3N

(12) The way of showing Number of test pads (N), Number of outer leads (n)

Details are shown in the explanation figure. It makes an explanation figure the figure, which was seen from surface of Cu pattern.





DTP (2)

Explanation figure 2-1

Explanation figure 2-2(Option) Package side hole tie bar type





5. The surface mount technology of DTP

DTP outline and size that was semi-processed article basically and it is different from the jisso style, actually. The jisso style of DTP to have compared with TSOP, which is used for memory module, is shown **explanation figure 3**. DTP realizes stack up by 2 packages at the seated height 1.20mm in the merit of thin package.

Explanation figure 3



TSOP



6. The reference standard

(1) IEC standard

Revision of IEC 60191-6 Global drawing format (establishment schedule in 2002)

Amendment 1 to IEC 60191-6(TSOP(1) and TSOP(2), establishment in 2000)

(The related standard, EIAJ EDR-7312 and EIAJ EDR-7313, establishment in April, 1996)

(2) JEDEC standard

UO-017A (QTP, establishment in October, 1988) (The related standard, CO-009A)
UO-018B (QTP, establishment in July, 1993) (The related standard, EIAJ EDR-7331)
US-001B (QTP, establishment in November, 1993) (The related standard, EIAJ EDR-7331)
CO-009A (QTP Carrier, establishment in July, 1989) (The related standard, UO- 017A)
CS-006A (QTP Carrier, establishment in November, 1993) (The related standard, EIAJ EDR-7331)
CS-001B (QTP Carrier, establishment in November, 1993) (The related standard, EIAJ EDR-7331)

(3) JEITA standard

EIAJ EDR-7312 (Design guideline of integrated circuits for Thin Small Outline Package(Type I), TSOP(I)), establishment in April, 1996.

EIAJ ED-7311-1 (Standard of integrated circuits package, TSOP(1)) establishment in August, 1997.

EIAJ EDR-7313 (Design guideline of integrated circuits for Thin Small Outline Package(Type II), TSOP(II)), establishment in April, 1996.

EIAJ ED-7311-2 (Standard of integrated circuits package, TSOP(2)) establishment in August, 1997.

EIAJ EDR-7331 (Design guideline of integrated circuits for Quad Tape Carrier packages and Carrier (QTP and Carrier)), establishment in September, 2002.

EIAJ ED-7303B (Name and Code for Integrated Circuits Package), establishment schedule in 2002.

7. COMMITTEE MEMBERS

The IC Package Sub-committee of the Technical Standardization Committee on Semiconductor Device Packages has mainly deliberated this standard. The subcommittee members are shown below.

<Technical Standardization Committee on Semiconductor Device Package> SONY CORP. Chairman Kazuo Nishiyama < IC Package Sub-committee> Chief MITSUBISHI ELECTRIC CORP. Kazuya Fukuhara Co- chief TOSHIBA CORP. Yasuhiro Koshio Yoshinori Miyaki HITACHI LTD. FUJITSU LTD. Hiroshi Inoue MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. Tomohiro Tamaki AMKOR THECHNOLOGY JAPAN. INC Kazuaki Sorimachi Members Fumitake Okutsu ELPIDA MEMORY, INC. ENPLAS CORP. Hisao Ohshima OKI ELECTRIC INDUSTRY CO., LTD. Yoshihiko Ino KYOCERA CORP. Akihiro Funahashi SANYO ELECTRIC CORP. Hideyuki Iwamura SANYO ELECTRIC CORP. Kiyoshi Mita SUMITOMO 3M CORP. Akiko Tsubota SEIKO EPSON CORP. Yoshiaki Emoto SONY CORP. Nobuhisa Ishikawa NEC CORP. Kohichi Hirosawa IBM JAPAN CORP. Tsuneo Kobayashi TEXAS INSTRUMENTS JAPAN LTD. Takayuki Ohuchida HITACHI Cable LTD. Tadashi Kawanobe FUJITSU LTD. Shigeyuki Maruyama FUJI ELECTRIC CO., LTD. Osamu Hirohashi MELCO INC. **Tsuneo Watanabe** YAMAICHI ELECTRONICS CO., LTD. Noriyuki Matsuoka UNITECHNO INC. Hitoshi Matsunaga ROHM CO., LTD. Sadamasa Fujii **Special Members** SHIN-ETSU POLYMER Ken Tamura Hitoshi Kazama TOYOJUSHI CO., LTD. <Working Group> Leader MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. Toshiyuki Fukuda ELPIDA MEMORY, INC. Fumitake Okutsu TEXAS INSTRUMENTS JAPAN LTD. Takayuki Ohuchida YAMAICHI ELECTRONICS CO., LTD. Noriyuki Matsuoka NEC CORP. Hiroshi Yamanouchi