Technical Report of Electronic Industries Association of Japan

EIAJ EDR-7603

Design guideline of low stacking profile tray for Ball Grid Array packages

Established in June, 2000

Prepared by

Technical Standardization Committee on Semiconductor Device Package

Published by

Electronic Industries Association of Japan

5-13, Nishi-shinbashi 1-chome, Minato-ku, Tokyo 105-0003, Japan

Printed in Japan

Translation without guarantee in the event of any doubt arising, the original standard in Japanese is
to be evidence.
EIA Latendarde are established independently to any existing natents on the products, materials or
EIAJ standards are established independently to any existing patents on the products, materials or
processes they cover. EIAJ assumes absolutely no responsibility toward parties applying these standards or toward patent
owners.
OWNERS.
© 2000 by the Electronic Industries Association of Japan
All rights reserved. No part of this standards may be reproduced in any form or by any means

without prior permission in writing from the publisher.

Technical Report of Electronic Industries Association of Japan

Design guideline of low stacking profile tray for Ball Grid Array packages

1. Scope

This technical report specifies the shapes and dimensions of Low Stacking Profile Tray (hereinafter referred to as Trays) used in shipment and production of Ball Grid Array Packages (hereinafter referred to as BGA).

2. Definition of Terms

Definition of main terms used in this report shall conform to **EIAJ ED-7300** [Recommended Practice on Standard for Preparation of Outline Drawing of Semiconductor Packages.

Other terms, not covered by these standards, shall be as defined in this report.

3. Packages Concerned

This technical report shall apply to BGA packages.

Tray size shall be referred to by the outside dimensions (reference Symbol: E x D) of BGA package.


4. Reference Symbols and Drawings

4.1 Outline drawing

Trays shall be outlined as drawn in Figure 1.

4-R2.54 92.1 12.7 3-R1.6 -D Zt2 Zt1 3.8 Zwı ew <u>C3</u> ew(W1-1)

Figure 1 Outline drawing



4.2 Sectional detail drawing

Sectional areas of a tray shall be as drawn in detail in Figures 2 through 6.

Figure 2 A (Enlarged)




Figure 3 B (Enlarged)




Figure 4 C-C (Enlarged)




Figure 5 D-D (Enlarged)





Figure 6 E-E (Enlarged)



4.3 Outside dimensions

Outside dimensions of a tray shall be determined as in Table 1.

Table 1 Outside dimensions

Unit: mm

		T	Unit: mm	
Title	Reference Symbol	Standard	Remarks	
Nominal size	ExD	Based on nominal size of		
		package carried in tray		
Width of tray	W_1	(1) Nominal W _{1nom} =135.9		
		(2) Tolerance W ₁ =W _{1nom} ±0.25		
Length of tray	L ₁	(1) Nominal L _{1nom} =322.6		
(including end tabs)		(2) Tolerance L ₁ =L _{1nom} ±0.25		
Length of tray	L_2	(1) Nominal L _{2nom} =315.0		
(excluding end tabs)		(2) Tolerance L ₂ =L _{2nom} ±0.25		
Thickness of tray	H ₁	(1) Nominal H _{1mon} =7.62		
		(2) Tolerance H ₁ =H _{1nom} ±0.13		
Width of tray stack	W_2	(1) Nominal W _{2nom} =132.08		
convex area		(2) Tolerance W ₂ =W _{2nom}		
Length of tray stack	L ₃	(1) Nominal L _{3nom} =311.15		
convex area		(2) Tolerance L ₃ =L _{3nom}		
Tray stack margin in	W ₃ -W ₂	Tolerance	Recommended W ₃ value:	
width direction		W_3 - W_2 = 0.13~0.89	W _{3nom} =132.59	
Tray stack margin in	L ₄ -L ₃	Tolerance	Recommended L4 value:	
length direction		L ₄ -L ₃ =0.13~0.89	L _{4nom} =311.66	
Tray stack height	H_2	(1) Nominal H _{2nom} =2.00		
		(2) Tolerance H ₂ =H _{2nom} ±0.13		

4.4 Pocket count/location and filler pocket location in width direction

Pocket count, end pocket location, pocket pitch and filler pocket location in the width direction of the tray, referred to by their corresponding reference Symbols in **Table 1**, shall be as specified in **Table 2**.

Table 2 Pocket count/location and filler pocket location in width direction

Pocket count	Location of end pocket (mm)	Pocket pitch (mm)	Filler pocket location	
N_{W}	Z_{W1}	\mathbf{e}_{W}	Both ends	Center
2	35.85	64.20	1,2	1 or 2
3	25.15	42.80	2	2
4	19.80	32.10	2,3	2 or 3
5	16.65	25.65	3	2,3,4
6	14.45	21.40	3,4	3,4
7	12.90	18.35	4	3,4,5
8	11.95	16.00	4,5	4,5
9	10.95	14.25	5	4,5,6
10	10.35	12.80	5,6	4,5,6,7
11	9.70	11.65	6	5,6,7
13	8.85	9.85	7	6,7,8
14	8.15	9.20	7,8	6,7,8,9

4.5 Pocket count/location and filler pocket location in length direction

Pocket count, end pocket location, pocket pitch and filler pocket location in the length direction of the tray, referred to by their corresponding reference Symbols in **Table 1**, shall be as specified in **Table 3**.

Table 3 Pocket count/location and filler pocket location in length direction

Pocket count	Location of end pocket (mm)	Pocket pitch (mm)	Filler pocket location	
N_L	Z_{L2}	$e_{\scriptscriptstyle \! L}$	Both ends	Center
5	34.50	61.50	2,4	3
6	29.50	51.20	2,5	3 or 4
7	25.80	43.90	2,6	4
8	23.10	38.40	2,7	4 or 5
9	20.90	34.15	2,8	5
10	18.90	30.80	2,9	5 or 6
11	17.75	27.95	2,10	5,6,7
12	16.70	25.60	2,11	6 ,7
13	15.60	23.65	2,12	6,7,8
14	14.50	22.00	2,13	7,8
15	14.00	20.50	2,14	7,8,9
16	13.50	19.20	2,15	8,9
17	12.70	18.10	2,16	8,9,10
18	12.15	17.10	2,17	9,10
19	12.15	16.15	2,18	9,10,11
21	11.00	14.65	2,20	10,11,12
22	10.50	14.00	2,21	11,12
24	10.30	12.80	2,23	11,12,13,14
26	10.00	11.80	2,25	12,13,14,15
29	9.10	10.60	2,28	14,15,16
32	8.70	9.60	2,31	15,16,17,18
35	7.90	8.80	2,34	16,17,18,19,20

4.6 Calculations of pocket count/location

With the highest priority given to the number of packages accommodated, values shown in **Tables 2** and **3** are basically calculated according to the following formulas.

- (1) $D_W = E \text{ nom} + W$
- (2) $D_L = D \text{ nom} + W$
- (3) $N_W = (135.9 10.0)/D_W$ (Integer: decimals omitted)
- (4) $N_L = (315.0 10.0)/D_L$ (Integer: decimals omitted)
- **(5)** $Z_{W1} = [135.9 e_W (N_W 1)]/2$
- (6) $e_W = [(135.9 10.0) W (N_W 1)]/N_W + W$
- (7) $Z_{L2} = [315.0 e_L (N_L 1)]/2$
- (8) $e_L = [(315.0 10.0) W (N_L 1)]/N_L + W$
- **(9)** $Z_{L1} = Z_{L2} + 3.8$

Notes

- 1. Enom and Dnom are the nominal package dimensions determined by the EIAJ.
- 2. W is the minimum pocket-to-pocket pitch: 2.5mm.
- 3. 5.0mm wide peripheral area of the tray is excluded from the pocket area.
- **4.** N_W and N_L are the numbers of pockets along the shorter and longer sides respectively.

Therefore, the total number of pockets is $N_W \times N_L$.

Explanation

1. Purpose

The purpose of this design guideline is to standardize the shapes and dimensions of trays used in shipment and production of encapsulated BGA.

2. Background

Standardization of tray designs was proposed and selected as part of its activity plan at the 11th meeting of the sub-committee on the packing of semiconductor devices in March, 1997. Developed through discussion and consideration by the sub-committee, this design guideline was approved and established by the Technical Standardization Committee on Semiconductor Device Package. If new trays appear or questions occur in the future, it shall be supplemented or corrected as necessary.

3. Issues Settled by Discussion

This design guideline was prepared in consultation with EIAJ EDR-7602 (Design Guideline of Tray for Integrated Circuits).

Thickness of a package was excepted from the standard.

This design guideline drafted so far will be effective as an individual guideline.

Allowable warp and tolerance shall be specified in the respective individual standards.

4. Location of Filler Pockets for Vacuum Chuck

The filler pockets for vacuum chuck shall be formed as follows:

- (1) One at the center of the tray and one on each end, as located in Tables 2 and 3.
- (2) The center filler pocket shall be 32 x 32 mm at least.

5. Recommended device mount direction

- (1) The longer sides of each package shall be in parallel with the longer sides of the tray.
- (2) Pin 1 of each package shall face a chamfered corner of the tray or the central semicircle on a side of the tray.


6. Warp

In this design guideline, the maximum allowable amount of warp shall be defined for the peripheral warp of the tray from the viewpoint of stability on a flat base. $S_{MAX}=0.8$ mm specified by the JEDEC shall be employed as recommended.

7. Marking

Temperature rating, tray type (package size) and material of the tray shall be indicated at(A),(B) and (C) respectively. It shall also be allowed to indicate the tray type (package size) at (D) (see **Figure 1**) in addition B. **Explanation Figure 1** shows an example.

Explanation Figure 1 Marking



8. Deliberation committee

This standard was deliberated mainly by the subcommittee on Packing for Semiconductor Device in the Standardization Technical Committee on Semiconductor Device Package.

The committee members are shown below.

<Technical Standardization Committee on Semiconductor Device Package>

Chairman Ichiro Anjoh Hitachi Ltd. <Sub-committee on Packing for Semiconductor Devices>

Chief Yasunori Sotokubo Toshiba Corp.
Vice Chief Masaaki Mukai NEC Corp.
Usuke Enomoto Hitachi Ltd.

Member Hirohide Takahashi Oki Electric Industry Co.,Ltd.

Shigenori Hamaoka Kyushu Inoac

Masatomo Iwamoto Gold Industries Co.,Ltd.

Syouzou Yokoyama Shinon Electric Industry Co.,Ltd.

Hisashi Okumura Sharp Corp.

Ken Tamura Shin-etsu Polymer Co.,Ltd.

Tatsunori Suzuki Sumitomo 3M,Ltd. Kazuo Yazawa Seiko Epson Corp.

Nobuyuki Tanaka Sony Corp.

Youji Hirose Dainippon Ink and Chemical Inc.

Hitoshi Kazama Orient Resin Mold Co.,Ltd.

Masatoshi Hanada Nippo Co.,Ltd.

Masao Sato Nihon Garter Co.,Ltd.

Yukio Ando Fujitsu Ltd.

Yukio Yamaguchi Matsushita Electronics Corp. Yukio Yamauchi Mitsubishi Electric Corp.

Teruyasu Sakurai Yayoi Corp.
Ryo Kariya Unitechno Inc.
Tsunemori Yamaguchi Rohm Inc.

<Project Group on Standardization for Tray>

Leader Masaaki Mukai NEC Corp.

Sub-Leader Ken Tumura Shin-etsu Polymer Co.,Ltd.

Member Hirohide Takahashi Oki Electric Industry Co.,Ltd.

Syouzou Yokoyama Shinon Electric Industry Co.,Ltd.

Nobuyuki Tanaka Sony Corp.

Kouji Maeda Dainippon Ink and Chemical Inc.

Yasunori Sotokubo Toshiba Corp. Usuke Enomoto Hitachi Ltd.

Yukio Yamauti Mitsubishi Electric Corp.

Hideyasu Hashiba Fujitsu Ltd. Ryo Kariya Unitechno Inc.